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We propose and numerically simulate novel reconfigurable logic gates employing spin 
metal-oxide-semiconductor field-effect transistors (spin MOSFETs).  The output 
characteristics of the spin MOSFETs depend on the relative magnetization configuration of the 
ferromagnetic contacts for the source and drain, that is, high current-drive capability in the 
parallel magnetization and low current-drive capability in the antiparallel magnetization [S. 
Sugahara and M. Tanaka: Appl. Phys. Lett. 84 (2004) 2307].  A reconfigurable NAND/NOR 
logic gate can be realized by using a spin MOSFET as a driver or an active load of a 
complimentary MOS (CMOS) inverter with a neuron MOS input stage.  Its logic function can 
be switched by changing the relative magnetization configuration of the ferromagnetic source 
and drain of the spin MOSFET.  A reconfigurable logic gate for all symmetric Boolean 
functions can be configured using only five CMOS inverters including four spin MOSFETs.  
The operation of these reconfigurable logic gates was confirmed by numerical simulations using 
a simple device model for the spin MOSFETs. 
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1 Introduction 
The area of spintronics (or spin electronics) in which uses not only charge transport of 
electrons but also the spin degree of freedom of electrons is used has generated much interest in 
recent years.  One of the most attractive new directions in such spintronics research is the use 
of the spin degree of freedom in active semiconductor devices and integrated circuits, while 
most of the studies on spintronics have been concentrated on novel magnetic materials and 
related passive devices so far.  Since the present electronics system depends entirely on Si 
integrated circuits, Si-based active spin devices, which are expected to have good compatibility 
with present Si technology, are extremely important.  Very recently, we proposed a new spin 
metal-oxide-semiconductor field-effect transistor (spin MOSFET)1) consisting of a MOS 
structure and half-metallic-ferromagnet (HMF) 2-7) contacts for the source and drain, as shown 
in Fig. 1(a).  When the magnetization configuration of the HMF source and drain is parallel 
(antiparallel), highly spin-polarized carriers injected from the HMF source to the channel are 
transported into (blocked by) the HMF drain.  Thus, the spin MOSFET shows high (low) 
current-drive capability in parallel (antiparallel) magnetization, that is, the transconductance gm 
is high (gmP) for parallel magnetization and gm is low (gmAP) for antiparallel magnetization.  
Our theoretical calculation revealed that the spin MOSFET not only exhibits 
magnetization-dependent output characteristics, but also satisfies other requirements for 
spintronic integrated circuit applications, such as large amplification capability, small 
power-delay product, and low off-current.  Furthermore, its tunable gmP and gmAP lead to 
various applications of the spin MOSFET8).  Nonvolatile memory and reconfigurable logic will 
be important applications of the spin MOSFET.  The gmP and gmAP values of the spin MOSFET 
can be designed by adjusting the device parameters of the HMF source and drain.  While a 
large gmP and a negligibly small gmAP are favorable for nonvolatile memory applications, a large 
gmP and a moderate gmAP are required for reconfigurable logic applications, as will be shown in 
this paper.   
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In this paper, we propose novel spintronic reconfigurable logic gates employing spin 
MOSFETs.  It is shown that a reconfigurable NAND/NOR logic gate can be realized by using 
a spin MOSFET as a driver or an active load of a complimentary MOS (CMOS) inverter with a 
neuron MOS (νMOS)8, 9) input stage.  A reconfigurable logic gate for all symmetric Boolean 
functions (AND, OR, XOR, NAND, NOR, XNOR, all-“0” and all-“1”) can also be configured 
by using only five CMOS inverters including four spin MOSFETs.  The operation of these 
reconfigurable logic gates was analyzed with the numerical circuit simulator HSPICE using a 
simple device model for spin MOSFETs. 
 
2 Device Model for Spin MOSFETs 
A simple device model was applied to the spin MOSFET for performing logic 
simulations.  Since gm (=∂ID/∂VGS) of the spin MOSFET shows an approximately linear 
increase with increasing gate bias VGS when VGS is higher than the threshold voltage Vt 1), the 
output characteristics (the drain current ID) of the spin MOSFET can be approximated as ID = 
β(VGS-Vt)2, where β is the gain coefficient.  This means that the ordinary device models for 
conventional MOSFETs are useful for the spin MOSFET.  Assuming that the drain current of 
the spin MOSFET has the same function formula as that of the gradual channel approximation 
for MOSFETs, the static transfer characteristics of the logic gates presented in this paper can be 
expressed by the gain coefficient ratio of their load and driver transistors (the transfer 
characteristics of a conventional CMOS inverter are described in the same manner).  Thus, the 
absolute drain current values of the spin MOSFETs and conventional MOSFETs are not needed 
in the static operation analysis of the presented logic gates.  Instead, the gain coefficient ratios 
of the load and driver transistors are used in the following simulations. 
To reproduce the magnetization-configuration-dependent output characteristics of the 
spin MOSFET, large and small gain coefficients are introduced into the device model of a single 
spin MOSFET, that is, the spin MOSFET in parallel (antiparallel) magnetization is represented 
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by a MOSFET with a large (small) gain coefficient βP (βAP).  Since the gain coefficient of 
MOSFETs is proportional to the device dimension ratio W / L (where W is the channel width 
and L the channel length), βP and βAP for a single spin MOSFET are separately realized by the 
appropriate choice of W / L values for parallel and antiparallel magnetizations.  Note that 
although the gate capacitance of this spin MOSFET model is changed according to the W / L 
values for parallel and antiparallel magnetizations, this variation of the gate capacitance can be 
neglected when using a νMOS input stage, as described later.  
The numerical simulations of the presented logic gates were performed with a 
commercially available HSPICE simulator that is based on a sophisticated device model to 
reproduce transistor characteristics and circuit performance with reasonable accuracy.  The 
design rule and the supply voltage VDD used for the simulations were 0.35 µm and 3.3 V, 
respectively, although the design rule of sub-100 nm and VDD of 1 − 1.5 V would be more 
realistic for the spin MOSFET1).  The threshold voltage Vt of the n-channel and p-channel 
MOSFETs were 1.2 and 1.3 V, respectively.  These values were also used for the spin 
MOSFET for simplicity.  Note that Vt = ~1 V for VDD = 3.3 V can be scaled to Vt = 0.2 − 0.3 V 
for VDD = 1 − 1.5 V which is a favorable value for sub-100-nm-scale spin MOSFETs1).  Red 
and blue curves in Fig. 1(b) show the output characteristics of this spin MOSFET model in 
parallel and antiparallel magnetizations, respectively, where the W / L values are 8.75 for 
parallel magnetization and 1.25 for antiparallel magnetization and the resulting βP / βAP value is 
7.0.  The gain coefficient ratio βP / βAP of the spin MOSFET is a suitable parameter for 
controlling the device performance, since βP / βAP directly determines the 
magnetization-configuration-dependent output characteristics of the spin MOSFET as well as 
the operational margin of the reconfigurable logic gates presented in this paper.  Although the 
operational margin depends on the ratio βP / βAP, the appropriate range of βP / βAP seems to be 
extremely wide, 3 − 1000, as estimated from our simulated results.  Note that the operating 
speed and power dissipation of the proposed reconfigurable logic gates also depends on the gain 
 5
coefficient ratio βP / βAP, e.g., a large βP / βAP ratio results in small power dissipation at the 
expense of the operating speed. 
 
3 Reconfigurable AND/OR Gate 
Figure 2 shows a reconfigurable NAND/NOR gate for the output VO1, which acts as 
an AND/OR gate for the output VO2.  The NAND/NOR gate can be realized by using a 
p-channel MOSFET as the active load (Q1) and an n-channel spin MOSFET as the driver (Q2) of 
a CMOS inverter with a νMOS input stage having two binary inputs (A and B).  Here, the gain 
coefficients of Q1 and Q2 in parallel and antiparallel magnetizations are expressed by β1, β2P and 
β2AP, respectively, and these are set to satisfy β2AP < β1 < β2P, as discussed later.  The function 
of a CMOS inverter GO (whose logic threshold voltage is set at 1/2VDD) in the output stage is 
also described later.  Note that this logic gate can also be configured with a p-channel spin 
MOSFET as Q1 and an n-channel MOSFET as Q2, and with p- and n-channel spin MOSFETs as 
Q1 and Q2, respectively. 
The νMOS input stage consists of a floating gate coupled capacitively with two input 
gates.  The floating-gate voltage VFG of the νMOS is given by9,10) 
20
FG
BA
CCC
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V
BA
BA +=++
+= ,    (1) 
where C0 denotes a capacitance between the substrate and the floating gate, CA and CB represent 
a coupling capacitance for inputs A and B, and we assume CA = CB and CA, CB >> C0.  The 
binary input voltages of 0 and VDD for A and B can be simply expressed by “0” and “1” which 
are measured in the units of VDD (hereafter, quotation marks are used to denote values measured 
in the units of VDD).  When the input combinations are A = B = “0” and A = B = “1”, VFG is “0” 
and “1”, respectively.  When one of the two inputs is “1” ( i.e., A = “0”, B = “1”, or A = “1”, B 
= “0”), VFG is “1/2”. 
Red and blue dotted curves in Fig. 2(b) show the transfer characteristics (VO1/VDD vs 
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VFG/VDD) of the reconfigurable logic gate in parallel and antiparallel magnetizations for the spin 
MOSFET Q2, respectively, where β2P/β1 = 2.7 and β2AP/β1 = 0.4.  When the magnetization of 
the source and drain of Q2 is parallel, the logic threshold voltage VT is VTL, which is lower than  
“1/2”.  By flipping the magnetization of Q2 from the parallel to antiparallel configuration, the 
logic threshold voltage VT is changed to VTH, which is higher than “1/2” (see Fig. 2(b)).  This 
can be explained by assuming that the conventional MOSFET model is applicable to the spin 
MOSFET as follows: The logic threshold voltage VT of the reconfigurable logic gate is given by 
12
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where Vt1 and Vt2 are the threshold voltages for the drain currents of Q1 and Q2, respectively, and 
ζ is denoted P for parallel magnetization and AP for antiparallel magnetization.  When  Vt1 ≈ 
Vt2, VT is lower than “1/2” for β2ζ / β1 > 1 and is higher than “1/2” for β2ζ / β1 < 1.  Thus, when 
Q2 is in the parallel (antiparallel) magnetization state, the logic threshold voltage is VTL (VTH), 
owing to the above-noted relation, β2AP < β1 < β2P. 
The logic operations of the reconfigurable NAND/NOR gate can be obtained using the 
transfer characteristics shown in Fig. 2(b).  When the spin MOSFET Q2 is in the parallel 
magnetization state, the logic threshold voltage VTL is lower than “1/2” as shown by the red 
dotted curve in the figure.  For the input combinations of A = B = “0”, {A = “0”, B = “1”, or A 
= “1”, B = “0”} and A = B = “1”, VFG takes “0”, “1/2” and “1”, respectively, as described above.  
These VFG values are transformed to VO1 = “1”, “0” and “0”, respectively, via the transfer 
characteristics.  Thus, the reconfigurable logic gate shows a NOR function when Q2 is in the 
parallel magnetization state.  Note that when VFG = “1/2” {A = “0”, B = “1”, or A = “1”, B = 
“0”}, VO1 is slightly higher than “0”.  However, this deviation can be included in a logic margin, 
i.e., using the logic margin ∆V, the “0” level for VO1 is given by “0” ≤ VO1 ≤ “0”+∆V.  This 
deviation disappears after the inverse amplification from VO1 to VO2 by the output inverter GO, as 
shown by the solid red curve in Fig. 2(b), while the logic function is inverted from NOR for the 
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output VO1 to OR for VO2.   
When the spin MOSFET Q2 is in antiparallel magnetization, the logic threshold voltage 
VTH is higher than VFG = “1/2”, as shown by the dotted blue curve in Fig. 2(b).  Owing to this 
transfer characteristics, the input combinations of A = B = “0”, {A = “0”, B = “1”, or A = “1”, B 
= “0”} and A = B = “1” (corresponding to VFG = “0”, “1/2” and “1”, respectively) are 
transformed to VO1 = “1”, “1” and “0”.  Thus, the reconfigurable logic gate shows a NAND 
function when Q2 is in the antiparallel magnetization state.  Note that when VFG = “1/2” {A = 
“0”, B = “1”, or A = “1”, B = “0”}, VO1 is slightly lower than “1”.  Since this deviation can be 
included in the logic margin for the “1” level (“1”−∆V ≤ VO1 ≤ “1”), it is also eliminated by the 
output inverter GO, as shown by the solid blue curve in Fig. 2(b).  The logic function for the 
output VO2 is inverted from NAND to AND. 
Figure 3 shows another reconfigurable AND/OR gate for the output VO1 and a 
NAND/NOR gate for the output VO2, where the capacitively coupled inputs of the νMOS input 
stage are replaced by CMOS inverters GA and GB that are directly connected to the common gate 
of Q1 and Q2.  Since the logic threshold voltages of GA and GB are set to VT = “1/2”, the voltage 
input to the common gate is “1”, “1/2” and “0” for the input combinations of A = B = “0”, {A = 
“0”, B = “1”, or A = “1”, B = “0”} and A = B = “1”, respectively11).  Thus, this input stage 
shows a similar function to that of the νMOS input stage, although the logic functions of the 
output are inverted by GA and GB.  In practice, a νMOS input stage requires a large area in order 
to realize a large input capacitance.  On the other hand, the input stage shown in Fig. 3 is 
effective for reducing the occupied area for the reconfigurable logic gate.   
 
4 Reconfigurable Logic Gate for All Symmetric Boolean Functions 
Figure 4(a) shows a reconfigurable logic gate for all symmetric Boolean functions 
(AND, OR, XOR, NAND, NOR, XNOR, all-“1”, all-“0”), which is composed of only ten 
transistors (five CMOS inverters) including four spin MOSFETs.  A νMOS input stage and a 
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CMOS inverter G12 consisting of p-channel and n-channel spin MOSFETs Q1 and Q2 act as a 
NAND/NOR gate for the output VO1.  A CMOS inverter GP (GN) and a p-channel (n-channel) 
spin MOSFET Q3 (Q4) are connected between the floating gate and the output VO1 terminal, as 
shown in the figure.  A CMOS inverter GO at the output stage is used for the inverse 
amplification of the VO1 signal in order to eliminate deviations of VO1 from the complete “0” and 
“1” states.  Note that since the p-channel and n-channel spin MOSFETs Q3 and Q4 can also 
create a CMOS configuration (G34), this logic gate is compatible with CMOS technology.  
Hereafter, the gain coefficient of the spin MOSFET Qi (i = 1, 2, 3 and 4) is referred to as βiζ, 
where ζ represents P for parallel magnetization and AP for antiparallel magnetization.  The 
relationships of β3AP, β4AP < β1AP, β2AP< β1P, β2P< β3P, β4P are required, as discussed later.  The 
logic threshold voltage of G12 can be controlled by the magnetization configurations of Q1 and Q2.  
When Q1 (Q2) is parallel magnetization and Q2 (Q1) is antiparallel magnetization, the logic 
threshold voltage is VTH > “1/2” (VTL < “1/2”) owing to β2AP/β1P < 1 (β2P/β1AP > 1).  This 
relationship is the same qualitatively as the logic gate shown in Fig. 2, i.e., this relationship can 
be obtained from eq. (2) by replacing β1 with β1ζ.  The logic threshold voltages VTP and VTN of 
the CMOS inverters GP and GN are designed to realize the relationships “1/2” < VTP < VTH and 
VTL < VTN < “1/2”, respectively.  Owing to the logic threshold voltage of GP (GN), Q3 (Q4) turns 
on only when A = B = “1” (A = B = “0”).  The logic threshold voltage of the output inverter GO 
is set to “1/2”, as well as the reconfigurable logic gate shown in Fig. 2.  Note that the νMOS 
input stage can be replaced by the input stage consisting of the inverters GA and GB with the 
common gate, as shown in Fig. 3. 
The logic functions of the reconfigurable logic gate shown in Fig. 4(a) can be switched 
by changing the combination of magnetization configurations of the spin MOSFETs Q1, Q2, Q3 
and Q4.  Hereafter, the magnetization configurations of Q1, Q2, Q3 and Q4 are specified using 
the expression of {Q1, Q2, Q3, Q4} = {ζ1, ζ2, ζ3, ζ4}, where ζi (i = 1, 2, 3 and 4) represents the 
magnetization configuration of Qi and ζi = P (AP) is for the parallel (antiparallel) magnetization.  
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Figures 4 (b)-(e) show transfer characteristics for {Q1, Q2, Q3, Q4} = {ζ1, ζ2, AP, AP}, {ζ1, ζ2, P, 
AP}, {ζ1, ζ2, AP, P} and {ζ1, ζ2, P, P}, respectively, where β1P/β1AP = 7.0, β2AP/β1AP = 1.2, 
β2P/β1AP = 8.0, β3AP/β1AP = 0.8, β3P/β1AP = 22.5, β4AP/β1AP = 0.5 and β4P/β1AP = 14.0.  The dotted 
and solid curves in the figure are the transfer characteristics for the output VO1 and VO2, 
respectively.  Although the output VO1 shows deviations from the complete “0” and “1” states 
(i.e., the “0” level for VO1 means “0” ≤ VO1 ≤ “0”+∆V, and the “1” level for VO1 “1”−∆V ≤ VO1 ≤ 
“1”), these deviations can be eliminated using the output inverter GO.  Since the resulting logic 
functions for the output VO2 are easily obtained from the inverted logic functions for the output 
VO1, the operation of the reconfigurable logic for the output VO1 are described below.  Note that 
all symmetric Boolean functions (AND, OR, XOR, NAND, NOR, XNOR, all-“1”, all-“0”) are 
also realized for the output VO2, as well as VO1. 
In the following, we will describe in detail how the function of this circuit can be 
selected from among all symmetric Boolean functions (AND, OR, NAND, NOR, XOR, XNOR, 
all 1, all 0) by controlling the magnetization (transconductance) of the four spin MOSFETs (Q1, 
Q2, Q3 and Q4).  Table I shows the truth tables of this circuit.   
When {Q1, Q2, Q3, Q4} = {ζ1, ζ2, AP, AP}, the reconfigurable logic gate can switch 
NAND/NOR functions, the logic function of which can be selected by the magnetization 
configuration combination {ζ1, ζ2} (= {P, AP} or {AP, P}).  Although Q3 and Q4 turn on for VFG 
> VTP and VFG < VTN, respectively, the influences of Q3 and Q4 can be neglected because of their 
small gain coefficients (drain current) compared with those of Q1 and Q2, owing to the above 
noted relationship of β3AP, β4AP < β1AP, β2AP< β1P, β2P.  Thus, this reconfigurable logic gate 
exhibits qualitatively the same transfer characteristics as the NAND/NOR gate shown in Fig. 2.  
The blue and red dotted curves in Fig. 4(b) show the transfer characteristics for {Q1, Q2, Q3, Q4} 
= {P, AP, AP, AP} and {AP, P, AP, AP}, respectively.  Since these magnetization configurations 
realize β2AP/β1P < 1 and β2P/β1AP > 1, the logic threshold voltages of these transfer characteristics 
become VTH > “1/2 for {Q1, Q2, Q3, Q4} = {P, AP, AP, AP} and VTL < “1/2” for {Q1, Q2, Q3, Q4} = 
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{AP, P, AP, AP}.  The transfer characteristics with VTH and VTL realize NAND and NOR 
functions (Fig. 4(b)), respectively, as well as those in Fig. 2(b).   
When {Q1, Q2, Q3, Q4} = {ζ1, ζ2, P, AP}, the reconfigurable logic gate can switch 
all-”1”/XNOR functions.  The blue and red dotted curves in Fig. 4(c) show the transfer 
characteristics for {Q1, Q2, Q3, Q4} = {P, AP, P, AP} and {AP, P, P, AP}, respectively.  Since the 
gain coefficients β3P and β4AP satisfy the relationship β4AP < β1AP, β2AP < β1P, β2P < β3P, Q3 turns on 
and affects the output VO1 when VFG > VTP, but Q4 does not affect the output VO1 even when VFG < 
VTN.  Thus, when VFG < VTP, the transfer characteristics are almost the same as that for {Q1, Q2, 
Q3, Q4} = {ζ1, ζ2, AP, AP}, and when VFG > VTP, the output VO1 is forced to increase to the “1” 
level by Q3 due to the large gain coefficient β3P.  Owing to these transfer characteristics, the 
input combinations of A = B = “0”, {A = “0”, B = “1”, or A = “1”, B = “0”}, and A = B = “1” 
(corresponding to VFG = “0”, “1/2” and “1”, respectively) are transformed to VO1 = “1”, “1” and 
“1” (all-“1” function) for {Q1, Q2, Q3, Q4} = {P, AP, P, AP} and to VO1 = “1”, “0” and “1” 
(XNOR function) for {Q1, Q2, Q3, Q4} = {AP, P, P, AP}, respectively.   
When {Q1, Q2, Q3, Q4} = {ζ1, ζ2, AP, P}, the reconfigurable logic gate can switch 
XOR/all-”0” functions.  The blue and red dotted curves in Fig. 4(d) show the transfer 
characteristics for {Q1, Q2, Q3, Q4} = {P, AP, AP, P} and {AP, P, AP, P}, respectively.  Owing to 
the relationship β3AP < β1AP, β2AP < β1P, β2P < β4P, Q4 turns on and affects the output VO1 when VFG 
< VTN, but Q3 has no influence on the output VO1 even when VFG > VTP.  Thus, when VFG > VTN, 
the transfer characteristics are almost the same as those for {Q1, Q2, Q3, Q4} = {ζ1, ζ2, AP, AP}, 
and when VFG < VTN, the output VO1 is forced to decrease to the “0” level by Q4 due to the large 
gain coefficient β4P.  The input combinations of A = B = “0”, {A = “0”, B = “1”, or A = “1”, B 
= “0”}, and A = B = “1” (corresponding to VFG = “0”, “1/2” and “1”, respectively) are 
transformed to VO1 = “0”, “1” and “0” (XOR function) for {Q1, Q2, Q3, Q4} = {P, AP, AP, P} and 
to VO1 = “0”, “0” and “0” (all-“0” function) for {Q1, Q2, Q3, Q4} = {AP, P, AP, P}, respectively. 
When {Q1, Q2, Q3, Q4} = {ζ1, ζ2, P, P}, this logic gate can switch OR/AND functions.  
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The blue and red dotted curves in Fig. 4(e) show the transfer characteristics for {Q1, Q2, Q3, Q4} 
= {P, AP, P, P} and {AP, P, P, P}, respectively.  Q4 and Q3 turn on when VFG < VTN and VFG > VTP, 
respectively, and there exists the relationship of β1AP, β2AP < β1P, β2P < β3P, β4P.  Therefore the 
transfer characteristics are almost the same as those for {Q1, Q2, Q3, Q4} = {ζ1, ζ2, AP, AP} only 
when VTN < VFG < VTP.  When VFG < VTN and VFG > VTP, the output VO1 is shifted to the “0” and 
“1” levels by Q4 and Q3, respectively.  The input combinations of A = B = “0”, {A = “0”, B = 
“1”, or A = “1”, B = “0”}, and A = B = “1” (corresponding to VFG = “0”, “1/2” and “1”, 
respectively) are transformed to VO1 = “0”, “1” and “1” (OR function) for {Q1, Q2, Q3, Q4} = {P, 
AP, P, P} and to VO1 = “0”, “0” and “1” (AND function) for {Q1, Q2, Q3, Q4} = {AP, P, P, P}, 
respectively. 
 
A possible application of the proposed reconfigurable logic gates is in the recently 
emerging field programmable gate array (FPGA) 12,13).  The most advanced type of FPGA is 
realized by using look-up tables (LUTs) as its logic blocks.  Since SRAM is used for the LUT, 
logic functions defined in the LUT are reconfigurable but volatile.  Thus, nonvolatile memory is 
required to define the logic functions, which results in the increase of the chip size of FPGA.  
On the other hand, our reconfigurable logic gates can store the information of logic functions in 
the form of the magnetization configuration of the spin MOSFETs.  Therefore, the logic 
functions of our reconfigurable logic gates are nonvolatile.  A new FPGA architecture without 
SRAM and without nonvolatile memory for logic blocks can be established by using spin 
MOSFETs.  
This new class of reconfigurable logic gates could be used for reconfigurable 
computing, which is an emerging new computing paradigm satisfying both flexibility and 
performance14).  Since our device (spin MOSFET) and reconfigurable logic gates are predicted 
to have both high performance and flexibility as well as nonvolatility, we believe that they will 
find a variety of applications.  
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5 Conclusion 
Novel spintronic reconfigurable logic gates employing spin MOSFETs were proposed.  
All symmetric Boolean functions can be realized using only five CMOS inverters including four 
spin MOSFETs, and the logic functions can be switched by changing the combination of the 
magnetization configurations of the spin MOSFETs.  These reconfigurable and nonvolatile 
logic gates will be fully compatible with the current CMOS technology, and will provide new 
“spintronic” Si integrated circuit architectures. 
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Figure Captions 
 
Fig. 1 (a) Schematic device structure of a spin MOSFET using half-metallic-ferromagnet 
contacts for the source and drain.  (b) Output characteristics of a spin MOSFET in parallel 
magnetization (red curve) and antiparallel magnetization (blue curve). 
 
Fig. 2 (a) Circuit configuration of a reconfigurable NAND/NOR gate for the output VO1 and a 
reconfigurable AND/OR gate for the output VO2.  (b) Calculated transfer characteristics with Q2 
in the parallel magnetization state (red curve) and in the antiparallel magnetization state (blue 
curve), where dotted and solid curves are the transfer characteristics for outputs VO1 and VO2, 
respectively. 
 
Fig. 3 Circuit configuration of a reconfigurable AND/OR gate for the output VO1 and a 
reconfigurable NAND/NOR gate for the output VO2, using two CMOS inverters as the input 
stage.   
 
Fig. 4 (a) Circuit configuration of a reconfigurable logic gate for two-input all symmetric 
Boolean functions.  Transfer characteristics (VO1 – VFG and VO2 – VFG characteristics 
normalized by VDD) for (b) {Q1, Q2, Q3, Q4} = {ζ1, ζ2, AP, AP}, (c) {ζ1, ζ2, P, AP}, (d) {ζ1, ζ2, 
AP, P} and (e) {ζ1, ζ2, P, P}are shown. Dotted and solid curves are the transfer characteristics 
for outputs VO1 and VO2, respectively, and blue and red curves show the transfer characteristics 
for {ζ1, ζ2} = {P, AP} and {AP, P}, respectively. 
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Fig, 1. 
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Fig. 2. 
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Fig. 4 (a)  
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Fig. 4 (b), (c), (d), and (e) 
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Table I.  Truth table of the reconfigurable circuit of Fig. 4 (a) for each condition.  Tables for 
(a) {Q1, Q2, Q3, Q4} = {ζ1, ζ2, AP, AP}, (b) {ζ1, ζ2, P, AP}, (c) {ζ1, ζ2, AP, P} and (d) {ζ1, ζ2, P, 
P} correspond to Figs. 4 (b), 4(c), 4(d), and 4(e), respectively. 
 
 
 
